

Centre for Programmable Photonic Integrated Circuits and Systems

(CoE-CPPICS, Funded by MeitY, Govt. of India)

Quantum Efforts

Bijoy Krishna Das



Chief Investigator, CoE-CPPICS

&

Professor in Department of Electrical Engineering, IIT Madras


-
- Background, Scopes and Objectives
 - Team, Infrastructure and Facility
 - Silicon Photonics: Quantum Technology





CPPICS : Background, Scopes and Objectives

Pushing Silicon Photonics Technology: PICS Product Research Development and Manufacturing Model




CPPICS : Team, Infrastructure and Facility

Scopes: PICS Design, Fabrication, Testing & Packaging



Cleanroom facilities spreading over 5000 Sq.ft.



2500 sq. ft. of Design and Characterization Labs

Design & Simulation Tools:

- Ansys Lumerical
- Cadence Photonics
- COMSOL Multiphysics
- Synopsys Sentaurus

Major Process Tools for Silicon Photonics:

- Upgraded E-Beam Lithography
- DUV Lithography Mask Aligner
- ICP RIE Systems
- E-beam Deposition Systems
- LPCVD and PECVD Systems
- Oxidation and Diffusion Furnaces
- Chemical Mechanical Polishing

Major Characterization Tools:

- Indigenous chip-scale silicon photonics probe station
- Silicon photonics probe station for die-level testing
- RF Phase Noise Analyzer
- Fully automated wafer-scale silicon photonics probe station
- 8 Channel SNSPD for testing Quantum Photonics Chips
- Light Component Analyzer for e/o and o/e device characterization
- High Resolution Source Optical Spectrum Analyzer
- Fiber Pigtailling and Packaging Setup

CPPICS : Team, Infrastructure and Facility


Team CoE-CPPICS: Collaborating Faculty Members



Chief Investigator



Chief Technology Officer



In-house process development



Device design, simulation, fabrication & testing



Modelling, circuit design and foundry tapeout



Wafer/die/board-level testing & programming



System-in-Package prototypes and products



Amitava DasGupta, Anil Prabhakar, Anjan Chakravorty, Deleep Nair, Deepa Venkitesh, Enakshi Bhattacharya, Janakiraman Viraraghavan, Nandita DasGupta, Saurabh Saxena, Sudharsanan Srinivasan

CPPICS : Team, Infrastructure and Facility

Industry Advisory Board for Guidance and Supports

CHAIRMAN



Dr. Mallik Tatipamula

CTO at Ericsson, San Jose, California, USA

Message from the Chairman-

I am delighted that the Centre of Programmable Photonic Integrated Circuit & Systems (CPPICS) has been engaged with cutting edge technology R & D activities under the leadership of Prof. Bijoy Krishna Das. The progress of CoE-CPPICS has been commendable during the last couple of years and its future R&D roadmap has been well planned complying with the immediate needs of silicon photonics/electronics industries. As the chairman of CPPICS Industry Advisory Board, I am committed to coordinate with other board members to provide guidance to the team CoE-CPPICS to continue its activities following the Product Research Development and Manufacturing Model.



Dr. Vivek Raghunathan

Founder & CTO
Xscape Photonics Inc., USA



Mr. Arjun Kumar Kantimahanti

Senior Vice President
SilTerra, Malaysia



Dr. Prith Banerjee

CTO, Ansys Inc.
Palo Alto, California, USA



Dr. Steve Johnston

Vice President
Merck KGaA Darmstadt, Germany



Dr. Ravi M. Bhatkal

Managing Director
India Element Solutions Inc, India



Mr. Dinanath Soni

Executive Director,
Si2 Micro System, India



Mr. Kailash Narayanan
Vice President & General Manager
Keysight Technologies, USA




Mr. Vijay Janapaty
Vice President & General Manager
Broadcom Inc., USA



Mr. Vikas Gupta
Senior Director
Global Foundries, USA



Quantum Photonics: Applications




Fundamental requirements

- Single Photon States
- Photon Superposition States
- Photon Entanglement States

Basic Optical Components

- Photon Sources
- Beam Splitter/Combiner
- Polarization Splitter/Combiner
- Interferometers
- Delay Lines
- Modulator/Switches
- Photon Detectors
- Control Electronics


Experimental Demonstration with Bulk Optics



University of Bristol, 2013

- Room Size Expt Setup
- Laborious & Time Consuming
- Stability Issue
- Not Scalable

Quantum Photonics: Applications



Fundamental requirements

- Single Photon States
- Photon Superposition States
- Photon Entanglement States

Basic Optical Components

- Photon Sources
- Beam Splitter/Combiner
- Polarization Splitter/Combiner
- Interferometers
- Delay Lines
- Modulator/Switches
- Photon Detectors
- Control Electronics

Quantum Photonic Integrated Circuit





PHOTO: SYNOPSIS

- Size/Compactness
- Stability
- Flexible functionalities
- Scalable & Cost Effective
- Programmable

Quantum Photonics: Applications




Fundamental requirements

- Single Photon States
- Photon Superposition States
- Photon Entanglement States

Basic Optical Components

- Photon Sources
- Beam Splitter/Combiner
- Polarization Splitter/Combiner
- Interferometers
- Delay Lines
- Modulator/Switches
- Photon Detectors
- Control Electronics


Silicon Photonics Platform



- CMOS Fabrication Process Compatible
- Integration of Electronics and Photonics
- High Confinement and Sharp Bends
- Photon Pair Generation through $\chi^{(3)}$

CPPICS : Quantum Efforts

Top View Photon Source Integrated with Pump Rejection Filter – Our Approach



Pump Rejection Filter

Photon Pair Separation



Si




SiO₂



TiN



METAL 2



Spontaneous Four Wave Mixing

$$m\lambda_m = n_{eff}L_{ring}$$

λ_p : Pump to be attenuated (> 100 dB)

Entangled or Correlated Photon Pairs

$$\lambda_p \rightarrow \lambda_m; \lambda_s \rightarrow \lambda_{m-p}; \lambda_i \rightarrow \lambda_{m+p}$$







Generation Rate

$$N_c = \frac{8v_g^4 \gamma^2 P_p^2 Q^7}{\omega_r^3 \pi^2 R^2 Q_e^4}$$

Brightness

$$B = \frac{N_c}{P_p \Delta\lambda} = \frac{4v_g^4 \gamma^2 P_p Q^8}{\omega_r^2 \pi^2 R^2 c Q_e^4}$$

Photon Source Integrated with Pump Rejection Filter – Our Approach




CPPICS : Quantum Efforts


Tapeout Design Layout for Fabrication at IMEC Belgium

Faculty Collaborator: Anil Prabhakar, Janakiraman Viraraghavan, Saurabh Saxena and Sudharsanan Srinivasan


Passive Tape Out (Jun, 2022)



Active Tape Out (Oct, 2022)



RF filter, Modulators, Switches,
Photon Pair Source



Quantum Key Distribution Chip

Expected delivery date of fabricated chips: June/July 2023


Industry Collaboration: R & D Partnership with SiTerra Silicon Photonics Foundry Malaysia

Faculty Collaborators: Anjan Chakravorty, Deleep Nair, and Janakiraman Viraraghavan


Design layout comprised of > 100 test structures submitted for internal tapeout for PDK development through compact modelings

List of Important Test Structures:

- Singlemode & Multimode Waveguides
- Waveguide Crossings
- Grating Couplers
- Directional Couplers
- Mach-Zehnder Interferometers
- Delay Line Interferometers
- Thermo-optic Phase Shifters
- Doped Resistors & Rectifier Diodes
- Various Reconfigurable Filter Structures
- Higher order optical filters
- Microring/Microdisk/DBR Modulators
- Si/Ge Photodetectors




SILTERRA





CPPICS : Quantum Efforts

Industry Collaboration: Design Rule Development for PICS Packaging with Si2 Microsystems Bangalore

Faculty Collaborators: Deepa Venkitesh, Sudharsanan Srinivasan & Si2 Microsystems Team



Thermal Stabilization of System-in-Package Photonics Chip: 2nd Level Iteration



Thermo-optic evaluation qualified with DC power supply and i/o fiber-optic interfacings

Thank You

